

Silicon wafers for the mesoscopic era

Cite as: AIP Conference Proceedings **550**, 67 (2001); <https://doi.org/10.1063/1.1354377>
Published Online: 28 March 2001

Howard R. Huff



View Online



Export Citation

ARTICLES YOU MAY BE INTERESTED IN


[Review Article: Stress in thin films and coatings: Current status, challenges, and prospects](#)
Journal of Vacuum Science & Technology A **36**, 020801 (2018); <https://doi.org/10.1116/1.5011790>

[Starting Materials and Functional Layers for The 2005 International Technology Roadmap for Semiconductors: Challenges and Opportunities](#)
AIP Conference Proceedings **788**, 39 (2005); <https://doi.org/10.1063/1.2062937>

[John Bardeen and transistor physics](#)
AIP Conference Proceedings **550**, 3 (2001); <https://doi.org/10.1063/1.1354371>

Challenge us.

What are your needs for
periodic signal detection?



Zurich
Instruments



SILICON WAFERS for the MESOSCOPIC ERA

Howard R. Huff

International SEMATECH, Inc.
Austin, Texas 78741

Abstract. The biggest challenge facing the future of Front-End Processes at and beyond the 100 nm technology node lies in the fabrication of the basic transistor structure. That process will entail development of a higher-k gate dielectric and the associated processing of the gate stack as well as a highly-doped, ultra-shallow junction contacting the advanced transistor structure. The smaller dimensions associated with continued transistor scaling, moreover, offer the opportunity for a detailed re-examination of the role and usefulness of silicon wafer specifications. Data is being developed that suggests a reduction of various contaminants and defects as well as the continued reduction of certain other wafer specifications in silicon wafers may not necessarily be required to ensure continued improvements in IC performance, although detailed yield and reliability studies are still required to fully quantify these observations. The innovative transistor structures being fabricated in three-dimensional device configurations (which may be regarded as the natural evolution of the multi-zone wafer design concept), may further de-couple the starting silicon wafer from the active transistor structure. The implications of these transistor requirements on the silicon wafer for the ensuing mesoscopic (i.e., \approx a few 10's nm) era may offer significant cost-of-ownership (CoO) opportunities in the relevant wafer specifications.

INTRODUCTION

The pervasiveness of the microelectronics revolution has continued apace for the past 40 years with integrated circuit (IC) density quadrupling every three years (1-3) in conjunction with improved transistor performance (e.g. speed). Device scaling has been the engine driving this revolution (4-7) with transistor gate delay approaching ≤ 1 ps for gate length critical dimensions (CDs) ≤ 40 nm (8,9). The Semiconductor Industry Association's (SIA) International Technology Roadmap for Semiconductors (ITRS) (10) is anticipating 35 nm design rules by 2014. Figure 1 compares the lithographic CD trends from 1994, 1997, 1998 and 1999, wherein each succeeding Roadmap has pulled in the Technology Generation by one year. MOS transistor switching has already been demonstrated to ≈ 18 nm, with possible scaling to 10 nm in an innovative transistor configuration (11). The decrease in operating voltage, V_{DD} , is of especial importance, reducing the propensity for gate dielectric leakage, p-n junction breakdown and latch-up (12,13).

Concurrently, the development of advanced transistor structures utilizing material configurations such as silicon-germanium strained layers for the channel in conjunction with SOI (14), selective epitaxial silicon channel structures on silicon (15) and innovative vertical transistor structures have been accelerating (16,17). The role of quantization in these ultra-submicron structures will also need to be assessed (18). The continued evolution towards 3-D device integration is regarded as a significant step

(i.e., \approx a few tens nm) era (19,20). These innovative transistor configurations, which may be regarded as the natural evolution of the multi-zone wafer design concept (21-26) will further de-couple the starting silicon wafer from the active transistor structure and may offer significant cost-of-ownership (CoO) opportunities in the relevant wafer specifications. In these cases, the device active regions are selectively tuned by the fabrication of zones appropriate to the device functions.

In that regard, CoO is traditionally associated with the capital equipment, which an IC company owns, operates and depreciates. The contribution to the final product cost (measured in \$/wafer or \$/cm²) of using a certain tool is a metric which can be used to drive improvements in the equipment productivity and also understand the trade-offs between competing cost factors such as depreciation (i.e., price), consumables, operators, etc. so that a company can select the tool which meets its operational strategy. By analogy, the CoO for a silicon wafer (which is a direct material for an IC company) can be assessed in two ways. First, its contribution to the final product cost is measured, again, in \$/wafer or \$/cm², and the associated analysis of the contributing factors to that cost such as excessively restrictive wafer specifications, extra measurements or processing, rising cost of poly ... and, additionally, the balancing of the product wafer cost with the silicon wafer. The second contribution, in fact, goes beyond the CoO-level of analysis and requires utilization of the cost resource model (CRM).

This occurs because the CoO for a tool, for example, does not include the burden of that tool's demanding a more expensive wafer or that tool's obviating an expensive feature of a wafer, such as starting metals or flatness. The CRM analysis places a cost on the whole IC process, including tools and wafers, so it can be used to understand these higher-level trade-off issues (27).

Silicon (28) and silicon-based materials such as silicon-germanium have been and will continue to be the vehicle for continued IC scaling (26) and

mainstream CMOS structures with applications far beyond the next 15 years. Although alternative material and device configurations may be utilized for sub-10 nm applications based on a "disruptive new technology" (29), silicon-based materials will continue to be utilized for those applications not necessarily requiring state-of-the-art design rule structures throughout the 21st century.




FIGURE 1. SIA roadmap acceleration analysis (from Lithography Technical Working Group Summary) (10).

MOS INTEGRATED CIRCUIT TRENDS

The switching speed of the metal-oxide-semiconductor (MOS) oxide- transistor has been decreasing for more than 30 years by reducing the size of the MOS transistor, with gate delays approaching ≤ 1 ps for gate lengths less than ≈ 40 nm (8,9). MOS scaling theory requires all relevant vertical and lateral dimensions to be simultaneously scaled (7-9). Figure 2 illustrates the transistor device components pertinent to our discussion. These include: (a) gate stack, (b) source/drain extension, (c) isolation, (d) channel, (e) wells, (f) DRAM capacitor stack/trench (the location of the DRAM capacitor stack/trench in the substrate is still a viable option), (g) starting material and (h) contacts (10). Of course, the transistor structure and device configuration will evolve during the next 15 years (30,31). A summary

of several key IC, transistor and MOSFET characteristics is summarized in Table 1.

Gate Stack

Silicon dioxide has been the prototypical gate dielectric for IC applications for 40 years for three primary reasons: (1) it serves as a *patternable mask* for the localized diffusion of commonly utilized dopants in silicon, forming a blocking, amorphous layer; (2) it *passivates* the silicon surface, with a surface-state density $\approx 1\text{-}3 \times 10^{10}$ (eV-cm²)⁻¹; and (3) it is an *insulator*, with a large energy gap ≈ 9 eV, and affords a convenient material for the deposition of adherent, conducting films connecting the various device components in the IC.




FIGURE 2. Transistor device components relevant for silicon wafer specifications: (a) gate stack, (b) source/drain extension, (c) isolation, (d) channel, (e) wells, (f) DRAM capacitor stack/trench (the location of the DRAM capacitor stack/trench in the substrate is still a viable option), (g) starting material and (h) contacts (10).

YEAR	1999	2002	2005	2008	2011	2014
TECHNOLOGY NODE (nm)	180	130	100	70	50	35
DRAM 1/2 pitch (nm)	180	130	100	70	50	35
MPU Gate Length (nm)	140	85-90	65	45	30-32	20-22
CIRCUIT CHARACTERISTICS (HIGH-PERFORMANCE MICROPROCESSOR)						
Functions per chip (M transistors)	110	> 220 , < 441	882	2,494	7,053	19,949
Chip size at ramp (mm ²)	450	> 450 , < 567	622	713	817	937
Logic Transistors/cm ² at ramp (M)	24	> 49 , < 78	142	350	863	2,130
Clock Frequency, across-chip (MHz)	1,200	1,600	2,000	2,500	3,000	3,600
Maximum chip power with heatsink (W)	90	130	160	170	174	183
DEVICE CHARACTERISTICS (HIGH-PERFORMANCE MICROPROCESSOR)						
Power Supply Voltage V _{DD} (V)	1.8 - 1.5	1.5 - 1.2	1.2 - 0.9	0.9 - 0.6	0.6 - 0.5	0.6 - 0.3
Maximum I _{OFF} @ 25C (minimum L device) (nA/μm)	5	10	20	40	80	160
Nominal I _{ON} @ 25C (μA/μm) (NMOS / PMOS)	750 / 350	750 / 350	750 / 350	750 / 350	750 / 350	750 / 350
MOSFET DIMENSIONS						
T _{EOT} (nm)	2.5 - 1.9	1.9 - 1.5	1.5 - 1.0	1.2 - 0.8	0.8 - 0.6	0.6 - 0.5
Source / drain contact, X _J (nm)	145 - 75	90 - 45	70 - 35	55 - 30	40 - 20	35 - 15
Source / drain extension, X _J (nm)	70 - 42	43 - 25	33 - 20	26 - 16	19 - 11	13 - 8

TABLE 1. Summary of Several Key IC (High-Performance Microprocessor), Transistor & MOSFET Dimensional Characteristics (10)

Indeed, scaling of the SiO₂ gate dielectric from 75-100 nm for the 4K DRAM in 1974 to anticipated values of an oxide equivalent thickness (T_{EOT}) of 1.0 - 1.5 nm for the 100 nm technology generation (for a high-performance microprocessor (MPU), has proceeded in conjunction with the scaling of the other device components. With the continued scaling towards and beyond the 100 nm technology generation, however, both the conventionally fabricated gate dielectric and the shallow junction technologies are reaching significant technical barriers.

For example, as we approach the 100 nm technology generation (T_{EOT} ≈ 1.0-1.5 nm), the direct-tunneling gate leakage current, I_{gate} , for SiO₂ films is comparable to the NMOSFET off current, I_{off} , (32-34), thereby increasing the off-state power level of the circuit, see Figure 3 (32-34). In this regime, an

approximately 0.1 nm decrease in SiO₂ thickness corresponds to ≈ one-half order of magnitude increase in gate leakage current density. Even though transistors can still function where I_{gate} and I_{off} are comparable, the power associated with the sum of those currents must stay below a limit for stand-by power consumption (an extremely important factor in increasingly complex mobile electronics). Circuit level failure may result, however, because the IC design generally assumes no appreciable gate current. On the other hand, the most cost-effective near-term solutions for the IC industry may include circuit design solutions such as ultrathin SiO₂ for only the critical nodes, critical re-assessment of the gate dielectric leakage current requirement (35), more power-tolerant IC designs as well as sophisticated power management schemes (36).




FIGURE 3. I_{on} , I_{off} and I_{gate} ($\mu A/\mu m$) versus technology generation (32-34).

Accordingly, the intrinsic performance of SiO₂ may be more limited by fundamental material properties in sub-2 nm gate oxides, where the number of SiO₂ layers is less than six (37), rather than contaminants such as metals and residual structural defects such as crystal originated pits, COPs (38). An additional component of leakage current which must be addressed is that arising from root-mean-square (rms) fluctuations in surface microroughness (see section on Microroughness).

An alternative gate dielectric with dielectric constant greater than that of SiO₂ ($k = 3.92$) has been proposed (39-43) to obviate the IC power concern, while still achieving the required gate electrode capacitive coupling with silicon. That is, T_{EOT} , [$T_{EOT} = \{3.92/k\} \times T_{PHYS}$], may still be scaled which will also increase the transistor drive current, I_{DSAT} . The higher material, however, introduces a new set of design constraints (44). Finally, because of direct tunneling, I_{gate} , is not sensitive to temperature. Methodologies such as alloyed oxynitride layers (45) or higher- k dielectric layers as noted above (41-43) can be used to control this leakage current. Therefore, it turns out that I_{gate} can be significantly less than I_{off} at IC operating temperatures of $\approx 110^\circ\text{C}$ (46).

The use, initially, of an oxynitride (followed, perhaps, by a silicon nitride gate dielectric) with a polysilicon gate electrode may constitute the initial step beyond the SiO₂-polysilicon gate electrode configuration, thereby possibly delaying implementation of the higher- k dielectric gate stack to beyond the 100 nm technology generation (47,48). While the IC manufacturing cost is recognized as a significant factor for sub-100 nm technology generations, the gate dielectric (and associated processing of the gate stack) is generally recognized as the major technological factor, although the complexity (and cost) of IC designs will surely escalate.

Channel Doping

Scaling is not only required for the gate dielectric to ensure continued improvement in I_{DSAT} , but is also required for the transistor's gate (channel) length to increase the transistor's switching speed (interconnection delays are not considered in this front-end perspective). Device scaling of the gate (channel) length has evolved from $\approx 7.5 \mu\text{m}$ for the 4K DRAM in 1974 to anticipated values of $\approx 65 \text{ nm}$ for the 100 nm technology generation (for a high-performance MPU). Increased capacitive coupling of the gate electrode to the channel (by reduced T_{EOT}) can be accommodated with an increased dopant concentration in the channel (introduced by ion implantation, for example). This can ensure further

scaling of the transistor's gate (channel) length, due to the increased channel barrier as a result of the improved isolation between the source and drain, while still retaining a low I_{off} (12,13). A major challenge for continued scaling, however, is that transistor dimensions will become so small that statistical fluctuations in the number and distribution (positioning) of dopant atoms in the channel (and free-charges on the transistor gate) can induce significant changes in device and IC behavior (12,13,49).

Source Drain Doping

The source and drain dimensions (e.g., junction depth) are also scaled in the drive to the sub-100 nm transistor as seen in Table 1. Device scaling of the junction depth has evolved from several μm for the 4K DRAM in 1974 to anticipated values of $\approx 25 \text{ nm}$ for the junction depth extension for the 100 nm technology generation (for a high-performance MPU). The total amount of charge in the source, drain and channel regions, however, must not decrease in order to maintain low device resistance (12,13). Since these dimensions are becoming smaller, transistor scaling requires an increase in the local donor and acceptor concentrations, as appropriate, in order to maintain a constant total charge in these regions. Unfortunately, the dopant concentration in the source and drain regions have approached about 1% of the silicon crystal density, resulting in the maximum thermodynamic solubility at the relevant fabrication temperature.

The ITRS device trends, requiring increased dopant concentrations (reduced sheet resistance) in these smaller localized regions, will therefore require new methodologies such as spike anneals (i.e., anneals exhibiting little to no dwell time at the peak temperature) to activate dopants to the required level. Material effects that must be accommodated include the non-equilibrium dopant incorporation and metastable dopant stabilization (without dopant cluster formation and related complexes that generally degrade transistor performance). It is critical for future device scaling that the total amount of charge on the source, drain and channel regions does not decrease in order to maintain low-device resistance, with no resulting loss of total charge and potential degradation in device performance (12,13, 48)

Several additional strands also require consideration. The reduction of the source/drain junction capacitance is receiving greater attention (46,50). Although the junction depth is decreasing with the reduction in CD, the active p-n junction length in the IC is increasing due to the continued

increase in the total number of transistors per chip (see Table 1). Accordingly, the total chip sensitivity to metals continues to require cognizance, although both cleaner chemicals and factories should be taken into account for CoO opportunities.

SILICON MATERIALS – CURRENT STATUS

Silicon material criteria and ASTM procedures for ensuring the electrical, chemical, structural and mechanical characteristics to support very large scale integration (VLSI), along with an extensive set of tables and figures have been reviewed (51). More recently, tailoring of silicon material characteristics to the requisite IC requirements through silicon wafer product design (52), emphasis on physics related characteristics of silicon (53,54) and a detailed account of silicon properties in comparison to other group IV semiconductors (55) have been reviewed. The global 300 mm initiative, furthermore, with its emphasis on standardization methodologies, has been instrumental in facilitating the onset of the 300 mm era (56) (see section on Future Material Directions - Large Diameter Wafers)

The conventional trend in silicon wafer characteristics for ultra large scale integration (ULSI) applications has often consisted of increasingly tighter specifications so as to match the current sensitivity limits of metrology tools. A shift occurred during the 1990's, however, with an increased emphasis towards the scientific understanding of the physico-chemical properties and processes in silicon, the selective application of design of experiment (DOE) methodologies and model-based silicon wafer criteria for the ITRS. Model-based experiments and simulation procedures became *de rigueur* in the IC industry and technology advancement was as much based on scientific principles as on experience per se. Accordingly, it became necessary to balance the "best wafer possible" against the CoO opportunity of not driving silicon requirements to the detection limit but to some less stringent value consistent with achieving high IC yield (57,58). Indeed, model-based silicon wafer criteria for optimal IC performance became the *le motif* of the industry (10). The wafer characteristics described in the ITRS were generally derived from a model-based analysis based on CDs, bits or transistors per chip, chip size, wafer size, etc. Although empirical models were employed as appropriate, anecdotal opinions were generally minimized. Since the parameter values are only as reliable as the underlying models, however, understanding of the models and the IC performance-characteristic relationships were generally viewed as more critical than the specific numerical values.

We shall examine several recent MOS device characteristics discussed in the literature and interpret these results in terms of their CoO implications for silicon (and silicon-germanium) wafer characteristics for ICs which are approaching mesoscopic dimensions. We will not, however, project the anticipated material(s) beyond silicon and silicon-germanium which will be required to extend digital switching technology beyond 10 nm for leading-edge computer and telecommunication applications. The inability (and, perhaps, inadvisability) of such projections to anticipate their applications was noted by Bob Wallace of Bell Laboratories (60-62) shortly after the invention of the point-contact and junction transistors and appears to still be valid. Indeed, it has recently been noted that "... there is no *a priori* [italicized in original] way to determine what will tip a market. It's a fundamental instance of chaos in group dynamics. And that makes it fundamentally difficult to predict future societal behaviors in the adoption of technologies. ... we'll never be able to predict which technologies will become market successes" (62).

WAFER SPECIFICATION TRENDS SURFACE TRENDS

Metals

The implications of ultra-thin gate dielectrics on the specification of metals and COPs is significant and, paradoxically, may be less stringent than for the case of thicker gate dielectrics (63). A quantitative model of gate oxide breakdown suggests that a singular behavior is reached in the oxide thickness regime approaching 2 nm or so when the effective defect size becomes comparable with the oxide thickness (64).

The generic specification for metals such as Fe, Ni and Cu (65) has typically been about $10^{10}/\text{cm}^2$ for 180 nm design rule ICs (oxide thickness $\approx 1.9 - 2.5$ nm) and has been projected to reach $< 10^{10}/\text{cm}^2$ for sub-130 nm design rules ($T_{\text{EOT}} < 1.5-1.9$ nm), based on the assumption of extrapolating experimental data for oxides greater than 5 nm (10). Recent experiments on 5–17 nm oxides, however, indicate the reduced influence of critical metals such as Ni at $10^{11}/\text{cm}^2$ and higher on the charge-to-breakdown, Q_{BD} , a critical gate oxide integrity (GOI) parameter, with reduced oxide thickness as shown in Figure 4 (66,67). It has also been shown that stress-induced-leakage-current (SILC) becomes less sensitive for an Fe contaminated 3.5 nm oxide, compared to a 7.0 nm oxide (68). Investigations are required, however, to assess the implications of these observations for time-dependent dielectric breakdown (TDDB).

Furthermore, wet chemical cleaning efficiencies greater than 95% for critical metals such as Fe (69) have been demonstrated. Accordingly, an incoming metal specification of $\approx 10^{11}/\text{cm}^2$ may operationally result in $< 10^{10}/\text{cm}^2$ on the silicon surface after cleaning. Although it may be disconcerting to specify the incoming wafer critical metals in the range of $\approx 10^{11}/\text{cm}^2$, the viability of driving initial critical metals $< 10^{10}/\text{cm}^2$ may be inappropriate from a CoO

perspective, even though most silicon suppliers can currently meet a specification in the upper $10^9/\text{cm}^2$ for most metals. On the other hand, it should be noted that with the potential onset of gate dielectric materials with dielectric constants significantly larger than SiO_2 , these materials may require different pre- and post-gate surface preparation cleans and the metallic issue may require re-assessment.




FIGURE 4. Dependence of the Weibull distribution with Q_{bd} for oxide thicknesses 5 nm, 7.5 nm and 17 nm for $10^{12} \text{ Ni}/\text{cm}^2$ (66). Reprinted, with permission, from STP 1382 – Gate Dielectric Integrity: Material, Process, and Tool Qualification, copyright American Society for Testing and Materials, 100 Barr Harbor Drive, West Conshohocken, PA 19428.

Particles

The physical structure of the wafer surface has emerged as a critical concern. Both polished and epitaxial wafers exhibit defects that must be controlled to achieve high IC yields. Critical polished wafer defects include surface chemical residues, such as organics, particles and COPs. Structural defects, such as epitaxial stacking faults and other large area defects, must also be controlled on epitaxial wafers (70). Material requirements are expressed in terms of specific types of surface defects. It is important to note that the total defect count is the sum of the various constituents. For example, both particles and COPs must be taken into

account when considering the total surface defect density on Czochralski (CZ) polished wafers whereas epitaxial stacking faults and large area defects must be included for epitaxy wafers, in which case COPs are not relevant.

The removal and prevention of surface defects is a current state-of-the-art challenge for silicon wafer technology. The development of laser scanning and other instrumentation to count, size, and determine the composition and morphology of these defects is a critical metrology challenge, especially where the particle size is comparable to or less than the illuminating wavelength. In that regime, oscillations in the silicon particle scattering cross-section on a silicon surface versus the polystyrene latex (PSL)

sphere diameter (which is used to calibrate the laser surface scanner and also exhibits resonances) cause silicon sizing errors (71). The separation of particles and COPs continues to be of significant importance.

Similar considerations for particle density may be applicable as for metals when considering the wet chemical cleaning efficiency prior to thermal processing. It has also generally been considered, since the early '90's, that the critical particle size should be a fraction, originally 33% and currently 50%, of the design rule. Silicon suppliers have noted, however, that wafers supplied for the 180 nm technology generation apparently function quite well with the particle specification comparable to or as large as the design rule. On the other hand, one should not confuse what can be shipped (tolerable to the IC house) with what is needed to ensure optimal IC performance and yield. Nevertheless, taking the particle size equal to 90 nm (50% of the CD at the 180 nm technology generation) through the 130 nm node may not be as detrimental as previously envisioned due to an improved particle distribution (reduced mean and standard deviation). It is very useful from a metrology and CoO viewpoint, moreover, to specify the particle density required at a given CD in terms of the equivalent, smaller number of particles at a larger CD, as described by the (assumed) usual inverse square power law (72).

Finally, the chemical nature of the surface produced by the wafer supplier (hydrophobic versus hydrophilic) and the wafer-carrier interaction during shipment are important in controlling the subsequent adsorption of impurities and particles on the wafer surface. Especially important are organics, which are highly dependant on the wafer packaging and wafer storage conditions such as temperature, time and ambient and continues to receive extended attention (73,74). In view of the semiconductor fabrication facility participating in the deposition of organics (75), however, specification of the initial organics to less than one monolayer does not appear warranted.

Crystal Originated Particles(COPS)

The degrading influence of COPs on the capacitor defect density during time-zero breakdown for a 20 nm oxide is significant, as seen in Figure 5 (76). As the oxide thickness decreases to ≈ 5 nm, however, the influence of COPs and related flow pattern defects on GOI and capacitor defect density has been found to become negligible for CZ polished wafers (76-78) in comparison to thicker oxides. Indeed, GOI may be regarded as a useful diagnostic technique to determine the presence of COPS. Here also, TDDb studies are required, as there may be an effect of COPs in this case (79). Nevertheless, the efficacy of

utilizing "perfect" CZ silicon (80), while a remarkable scientific achievement, must be re-assessed for future generations of ICs fabricated in polished wafers from a CoO perspective. Of course, there are additional issues besides GOI that must be considered, since COPs can also impact IC isolation and leakage failures (81-83). Epitaxial layers ≥ 100 nm or so, furthermore, essentially covers up COPs in lightly doped substrates, essentially negating their influence (76,84) while COP formation in heavily doped p-type substrate wafers is suppressed (85).

Microroughness

The "absolutely" minimum " SiO_2 " thickness for an ideal Si/ SiO_2 interface device structure has been suggested to be ≈ 0.7 nm, arising from the evanescent wave function penetration (i.e., quantum mechanical tunneling) of ≈ 0.35 nm from each surface of silicon into the dielectric (37). This corresponds to about three atomic layers of silicon in the oxide; in "reality," the two silicon atoms at the boundaries of the oxide are not completely oxidized, so the oxide is really one silicon layer thick. Adding ≈ 0.3 nm for the surface microroughness rms (R_{rms}) excursions due to a thermally grown oxide on epitaxial silicon and taking into account a "representative" thermal process budget of 1050°C for 10 s, which essentially adds a similar roughness at the " SiO_2 "/silicon gate electrode interface (due to the conversion of the amorphous silicon gate electrode into polysilicon, similar in roughness as the lower interface), the practical SiO_2 thickness should be at least ≈ 1.3 nm (37). It has also been suggested "both roughening and smoothing can occur as independent mechanisms lead[ing] to the prediction of a limiting interfacial roughness which has now been experimentally verified to be about 0.3 nm" (86).

Indeed, research on the fabrication of 1.0 - 1.3 nm " SiO_2 " with $R_{\text{rms}} \approx 0.15 \text{ nm} \pm 0.02 \text{ nm}$ has recently been achieved on epitaxial silicon (initial $R_{\text{rms}} \approx 0.07$ nm) via a modified $\text{NH}_4\text{OH} + \text{H}_2\text{O}_2$ wet clean (87). It is anticipated that the production of such films with 1.4 - 1.5 nm may be forthcoming, albeit nitrogen may be utilized in these dielectric films. The utilization of a UV- Cl_2 clean has further reduced R_{rms} to $\approx 0.1 \pm 0.01$ nm, with significant improvements in both Q_{BD} (88) and an increase in the (effective) tunneling barrier height (89). Oxide thicknesses in the range of 1.3 - 4.0 nm exhibited similar R_{rms} using the UV- Cl_2 clean (88). The influence of cumulative thermal processing during IC fabrication on R_{rms} , however, also requires cognizance since, as noted above, both roughening and smoothing can occur as independent mechanisms under some




FIGURE 5. Capacitor defect density comparison for varying COP levels with 20 nm oxide (76). Reprinted, with permission, from STP 1382 - Gate Dielectric Integrity: Material, Process, and Tool Qualification, copyright American Society for Testing and Materials, 100 Barr Harbor Drive, West Conshohocken, PA 19428.

oxidation conditions (86). Accordingly, the viability of driving the initial $R_{rms} < 0.1$ nm, which can readily be achieved today, may not be justified from a CoO viewpoint.

Metrology issues are of significant importance for ultra-thin gate dielectrics. For example, scanning tunneling microscopy (STM) is a more meaningful measure of R_{rms} than atomic force microscopy (AFM) because the former is sensitive to the electronic distribution at the surface. The utilization of the range, rather than the standard deviation, is also more meaningful in characterizing ultra-thin gate dielectrics, inasmuch as the latter is a mathematical fit to the experimental data distribution (90). Finally, utilization of the power spectral density (PSD) may be a more useful representation of the surface microroughness, by integrating the PSD over the requisite surface wavelength (frequency) regime (72,91).

Flatness

The metric for site flatness should be matched to the type of exposure equipment used in leading edge applications. For the 180 nm technology node, full-

field steppers with square fields (22 x 22 mm) are utilized and the site front-surface least squares total indicator range (SFQR) is the appropriate metric (92), which is taken equal to the CD. For the 100 nm technology node to the end of optical lithography, scanners will be utilized with maximum rectangular fields (25 mm x 32 mm) and the scanning front-surface least squares total indicator range (SFSR) may be the appropriate metric (92). Partial sites should be included in these specifications.

The SFSR metric typically results in a mean flatness value sufficient to accommodate the next smaller technology node (corresponding to SFQR) for the same field size, reflecting the greater topographic accommodation of scanners compared to steppers (93). Indeed, scanners are used at the most critical process levels with steppers used for the non-critical processes. The wafer flatness, however, continues to be a perturbation to lens aberrations and related lithography tool components (94) even as the industry continues its relentless pursuit of resolution enhancement technologies (95). The development of vertical transistor structures without the (eventual) limitations of optical lithography are also in progress. Accordingly, although ITRS flatness metrics approximate the CD for dense lines (DRAM half-

pitch), utilization of SFQR > CD may offer a significant CoO opportunity, consistent with an earlier SEMI epitaxial standard (96). The utilization of extreme ultraviolet lithography (EUVL) or x-ray lithography (XRL) wherein the wafer flatness is no longer critical due to the increased depth-of-focus (DOF) of $\approx 1 \mu\text{m}$ and $\approx 2 \mu\text{m}$, respectively (97), continues to be discussed, although the utilization of these lithography tools, especially the latter, may only be for niche applications.

Nanotopography / Waviness

Flatness metrics define the calculation of the focal plane deviation of a field from a topography measurement via generic models of exposure tool focus/leveling mechanisms. Flatness metrology requires sufficient spatial resolution to capture the topological features relevant for each technology node and application (97). The vertical height of \approx a few 100's of nm's in the case of optical lithography implies that spatial wavelengths (and resolution) of 1 - 2 mm are sufficient to capture the relevant vertical height excursions. However, to capture "nanotopology" features which may affect chemical mechanical polishing (CMP) at the 130 nm node, spatial wavelengths (and resolution) as small as $\approx 0.5 \text{ mm}$ (with vertical heights $\approx 10 - 10^2 \text{ nm}$) should be utilized in flatness topography measurements for the most comprehensive characterization.

WAFER SPECIFICATION TRENDS SUBSTRATE TRENDS

Resistivity

The utilization of multiple-well structures fabricated by ion implantation in effect de-couples the transistor from the original silicon material characteristics, thereby reducing its sensitivity to the initial resistivity, tolerance and uniformity for both CZ polished and epitaxial substrate wafers (63). Whereas the nominal substrate doping for epitaxial wafers is typically in the range of $\approx 5\text{-}10 \text{ m}\Omega \cdot \text{cm}$ to ensure latch-up control, shallow trench isolation (STI) is rendering classical concerns for latch-up, such as the $\text{n}^+\text{-p}^+$ spacing (admittedly becoming smaller), moot. The potential utilization of an implanted ground plane (high-dose barrier layer) in a polished wafer to prevent latch up and to getter impurities, rather than an epitaxial p/p^+ structure, has also received attention although its perceived benefits remain debatable in some cases and the control of COPs will be required in polished wafers.

Accordingly, substrate resistivity ranges $\geq 20\%$ may not be inappropriate, favorably impacting CoO.

The p^-/p^- epitaxial structure has also received attention for advanced IC applications, although this material configuration does not exhibit the solubility-enhanced iron gettering capability of heavily boron doped substrates (98). In the absence of solubility-enhanced gettering as in the mainstream epitaxial p^+ and p^{++} substrate wafers, the role of oxygen (as well as carbon and nitrogen) will have to be reassessed (99) since IG exhibits a higher density of bulk microdefects (BMDs) in actual processes for p^+ and p^{++} substrates as compared to p^- substrates (100-101). The p^-/p^- approach may, therefore, require re-tuning of the oxygen precipitation kinetics in the case of the p^- substrate. The perceived CoO opportunities may be beneficial, however, compared to 300 mm polished and especially p/p^+ epitaxial wafers as well as, perhaps, the benefit of reduced system capacitance as compared to utilizing heavily-doped substrates.

Finally, it should be noted that for an epitaxial layer resistivity greater than a few ohm-cm, a back-surface seal has generally been considered to be required for p/p^+ and especially for p/p^{++} structures. This approach minimized the transfer of the heavily-doped boron species, for example, from the wafer back surface and its deleterious transport to other regions of the IC and the tool equipment, especially when a film of polysilicon was utilized on the back surface for external gettering (EG) purposes (102). The utilization of both lower IC thermal process temperatures and double-side polished wafers, however, may negate the requirement of a back-surface seal.

Wafer Back-Surface

The back surface of the wafer is increasingly being polished to reduce particle contamination, improve wafer flatness, and increase wafer strength. This requirement may therefore enhance the importance of internal gettering (IG), as compared to EG (see section 3.2.3). The polished back surface, furthermore, may more readily exhibit microscopic contamination and handling scratches; ironically, a cleaner surface may actually appear to be dirtier. More stringent robotic handler standards may be required to ensure conformance with the implicit back-surface cleanliness requirements. Flatness degradation due to the presence of back-surface particles, which were previously hidden within the back-surface roughness, may also require consideration. Many EG techniques may also degrade the quality of the polished back surface and, in the case of non-uniformities in deposited-film-based EG,

may degrade the wafer flatness. Such EG techniques may be inappropriate. An initial approach for modeling the requisite back-surface particle size has been incorporated in the Starting Materials section of the ITRS (10).

Oxygen and Bulk Microdefect Centers

Internal gettering (IG), also referred to as relaxation gettering (98) in CZ polished silicon wafers, may still be required to remove deleterious metallic contaminants inadvertently introduced during IC processing. The formation of spatially uncontrolled SiO_x precipitates in the silicon substrate, possibly intersecting trench DRAM capacitors, for example, is likely to result in excessive device leakage current, necessitating attention to the magnitude and uniformity requirements for oxygen in silicon substrates to ensure stringent bulk defect control and homogeneous IG capabilities. Since the appropriate oxygen concentration significantly depends on the IC thermal process sequence to be employed, however, many factors must be considered in the selection of the optimal oxygen concentration, especially in the case where STI is greater than the epitaxial layer thickness. A ± 2 ppma variation in bulk oxygen concentration in the range $\approx 18\text{-}31$ ppma (old ASTM standard) may be sufficient to ensure bulk defect control with acceptable IG capability. Adequate wafer strength and resistance to warpage, along with denuded-zone (DZ) width control, is also required.

Methodologies have recently been developed, moreover, wherein IG is independent of the bulk oxygen concentration, the details of the crystal growth process and, to a large extent, the details of the IC Fab thermal processes, but essentially dependent on the local vacancy concentration in the thermally treated wafer prepared by the silicon supplier (103). The ITRS suggests that BMDs for IG in polished wafers should be $> 10^8/\text{cm}^3$ (or $< 10^7/\text{cm}^3$ in the case of no IG) after IC processing. These number densities, however, were based on a limited set of experiments; more importantly, they are sensitively dependent on the cooling rate of the silicon wafers as well as the choice of polished or epitaxial wafer, where solubility gettering driven by the Fermi energy in the latter case becomes significant (98). That is, the utilization of a heavily doped p-type substrate for epitaxial applications

offers an effective CoO gettering system via the Fermi effect (104).

Models are now being developed incorporating the thermodynamic (solubility) and kinetic (transport) factors whereby the IG BMD density may be specified depending on the details of the IC thermal processes, the metal species being gettered, the width of the DZ and the Fermi energy in the substrate (105). For example, speeding up the wafer cool-down process may preclude reaching thermodynamic solubility at lower temperatures, even in the presence of a IG BMD density sufficient for slower cool-down procedures. Figure 6 illustrates a model calculation for an epitaxial p/p⁺ wafer with a fast cooling rate of 30°C/min, indicating an IG BMD getter center density as high as $\approx 10^{11}/\text{cm}^3$ is required to ensure that thermodynamic solubility of Fe is achieved at $\approx 700^\circ\text{C}$; the associated kinetics are also illustrated (106). The classical time-temperature-transformation (TTT) rate for epitaxial wafers with and without EG has been modeled (106) as well as the interactive effects of the substrate Fermi energy and IG (104,106).

EPITAXY

The improved gate dielectric integrity in epitaxial material is due to the lack of residual polishing micro-damage and COPs, both of which occur in polished wafers. However, the presence of extended area defects and epitaxial stacking faults can also degrade the gate dielectric integrity so these defects must also be carefully controlled (70). On the other hand, oxidation induced stacking faults are a minor occurrence in epitaxial films and may generally be ignored.

The reduction of the epitaxial-to-polished wafer cost ratio for 300 mm diameter wafers favors the continued use of epitaxial wafers for logic applications and may signify its use for other applications, such as memory circuits that have typically been manufactured on lower-cost CZ polished wafers. In that regard, the utilization of “perfect” CZ polished wafers (81) as a replacement for epitaxial wafers may be a viable alternative although CoO considerations and other wafer alternatives such as the H_2 annealed wafer will require consideration (see also section on Substrate Trends-Resistivity).




FIGURE 6. Gettering effectiveness of interstitial Fe with temperature and time with IG BMD site density, N_{IG}/cm^3 , as a parameter for an epitaxial p/p⁺ wafer. An increase in N_{IG} increases the equilibration rate (106). Reproduced by permission of The Electrochemical Society, Inc.

FUTURE MATERIAL DIRECTIONS

Large Diameter Wafers

The conversion to 300 mm diameter wafers, which began slowly in 1999 (peak conversion is anticipated \approx 2001–2002) is necessary to achieve the required economy of scale for large volume IC manufacturing. International cooperation and standardization of wafers, carriers, and factory protocol continue to be critical for achieving this conversion in a cost-effective and timely manner. Business issues are the primary migration concern as it appears the engineering issues associated with cost-effective 300 mm crystal growth and wafer gravitational stresses can be addressed. For example, a reduced growth rate for 300 mm crystals is required, compared to 200 mm crystals, to ensure the removal of the increased total heat of solidification at the solid/liquid interface of the larger diameter ingot, while still ensuring single-crystal growth (107).

Projections of the next wafer diameter, based on an approximate doubling of the wafer area (10), suggests that 450 mm may be the next appropriate size at 2014 (some consideration in 2011 is under

discussion), although development costs and related economic issues may be overwhelming (108,109). Indeed, technology barriers show up after rising costs have gone beyond the bounds of economic sense (110). The acceleration of technology generations and related economic factors, however, may cause the introduction of 450 mm diameter wafers to occur later than is currently projected. Continuation of the present wafer-diameter trend would also require the implementation of research in 2011 to drive the introduction of 675 mm diameter wafers in \approx 2020. The 450 mm and 675 mm diameter wafers are projected to be approximately 1 mm thick, but significant gravitational stress and related equipment platform issues are anticipated with these larger diameter wafers. It is far from clear, however, whether either the 450 mm or 675 mm diameter wafers will be economically viable. A more effective growth opportunity for the IC industry may be the continued implementation of methodologies to enhance the overall equipment effectiveness (OEE) (111). In any case, a paradigm shift in the preparation of cost-effective silicon substrates will be required to mitigate the escalating costs associated with conventional silicon substrate materials. One possible

approach is the fabrication of silicon materials on an appropriate substrate so that it is not necessary to remove more than half the bulk silicon wafer to conform to IC package dimensions.

Silicon-on-Insulator (SOI)

Silicon-on-insulator (SOI) obviates the concern about latch-up while offering the potential for high-speed, low-power applications, soft-error immunity and, depending on the exact IC design details, possibly fewer process steps and smaller chip size. Different SOI approaches may be necessary to service different IC applications. Evaluation of the various SOI wafer fabrication techniques by material characterization and identification of the relationships between defects and SOI properties, defect control by gettering and the impact of defects on subsequent device properties, such as transconductance, buried-oxide breakdown voltage and leakage current, are essential. Although some bulk IC designs can be transferred directly to SOI substrates, process and mask redesign may further improve performance and reduce the chip size inasmuch as unique device configurations may be required. That is, different IC designs and applications require different layer thicknesses. Continued device scaling is expected to require new device structures such as fully depleted or double gate SOI devices. These devices will require thinner SOI layers and will, therefore, be more sensitive to layer thickness variations. The ability to create very uniform (< a few percent variation) thinner layers will be a catalyst for the use of such device structures. In any case, even if SOI does not extend the device scaling trends of the IC industry compared to conventional silicon materials (112), its benefits may motivate use for certain applications at a given technology generation. SOI is anticipated to enter the IC mainstream as a material system along with polished and epitaxial wafers, albeit dependent on the application.

SUMMARY

MOS transistor scaling continues to be the critical factor in improving IC density and performance, although more sophisticated scaling methodologies may be required (8). The smaller dimensions associated with transistor scaling offers the opportunity for a detailed re-examination of the role and usefulness of silicon wafer specifications. Recent literature data suggests that a reduction of various contaminants and defects as well as the continued reduction of certain other wafer specifications may not necessarily be required to ensure continued improvements in IC performance, although detailed

yield and reliability studies are still required to fully quantify these observations. It would, of course, be advantageous to put this approach on a firmer basis. Unfortunately, in spite of about 40 years of IC fabrication, current models do not sufficiently establish the real requirements for parameter uniformity or the effects of parameter variability on IC properties (26, 113,114). Detailed understanding of silicon issues in relation to IC design and process technologies remains a significant scientific opportunity with far-reaching CoO implications. Development of such models, in conjunction with statistical specifications, is essential to enhance the utility of future Roadmaps.

DEDICATION

This article is dedicated to the memory of Dr. P.K. Vasudev.

ACKNOWLEDGMENTS

The author appreciates extensive discussions with M. Alles, W.M. Bullis, G. Celler, R.K. Goodall, D. Gupta, H. Hovel, W. Lin, D. McCormack, T. Messina, D. Myers, P. Tobias, M. Walden, G. Wilson and the 1999-2000 ITRS Starting Materials team.

BIBLIOGRAPHY

1. G.E. Moore, Cramming More Components Onto Integrated Circuits, Electronics, **38**, No. 8., 114-117 (1965)
2. G.E. Moore, Progress in Digital Integrated Electronics, IEDM, 11-13 (1975)
3. G.E. Moore, Lithography and The Future of Moore's Law, SPIE **2438**, 2-17 (1995)
4. R.H. Dennard, F.H. Gaensslen, L. Kuhn and H-N Yu, Design of Micron MOS Switching Devices, IEDM, 168 (1972)
5. A.N. Broers and R.H. Dennard, Impact of Electron Beam Technology on Silicon Device Fabrication, *Semiconductor Silicon/1973*, (H.R. Huff and R. Burgess, eds.), 830-841 (1973)
6. R.H. Dennard, F.H. Gaensslen, H-N Yu, V.L. Rideout, E. Bassous and A. R. LeBlanc, Design of Ion-Implanted MOSFET's With Very

- Small Physical Dimensions, IEEE J. Solid-State Circuits, **SC-9**, 256-268 (1974)
7. R.H. Dennard, Scaling Challenges for DRAM and Microprocessors in The 21st Century, *ULSI Science and Technology/1997*, H.Z. Massoud, H. Iwai, C. Claeys and R.B. Fair (eds.), The Electrochemical Society, Inc., 519-532 (1997)
 8. S. Thompson, Technology Performance: Trends and Challenges, Sub-100 nm CMOS, M. Bohr, (ed.), *IEDM Short Course* (1999)
 9. S.P. Thompson, P. Packan and M. Bohr, Intel Technology J., Q3 '98, 1-19 (1998)
 10. International Technology Roadmap for Semiconductors (ITRS), 1999 Edition, Dec., 1999, Semiconductor Industry Association, 181 Metro Drive, Suite 450, San Jose, CA 95110 {http://www.itrs.net/1999_SIA_Roadmap/Hoe.htm}
 11. X. Huang, W-C Lee, C. Kuo, D. Hisamoto, L. Chang, J. Kedzierski, E. Anderson, H. Takeuchi, Y-K. Choi, K. Asano, V. Subramanian, T-J. King, J. Boker and C. Hu, Sub 50-nm FinFET: PMOS, IEDM, 67-70 (1999)
 12. P.A. Packan, Pushing The Limits, Science **285**, 2079-2081 (1999)
 13. P.A. Packan, Scaling Transistors into the Deep-Submicron Regime, MRS Bulletin, June 2000, 19-21 (2000)
 14. T. Mizuno, S. Takagi, N. Sugiyama, J. Koga, T. Tezuka, K. Usuda, T. Hatakeyama, A. Kurobe and A. Toriumi, High Performance Strained-Si-p-MOSFETs on SiGe-on-Insulator Substrates Fabricated by SIMOX Technology, IEDM, 934-936 (1999)
 15. H.S. Momose, T. Ohguro, E. Morifuji, H. Sugaya, S. Nakamura, T. Yoshitomi, H. Kimijima, T. Morimoto, F. Matsuoka, Y. Katsumata, H. Ishiuchi and H. Iwai, Improvement of Direct-Tunneling Gate Leakage Current in Ultra-Thin Gate Oxide CMOS With TiN Gate Electrode Using NonDoped Selective Epitaxial Si Channel Technique, IEDM, 819-822 (1999)
 16. J.M. Hergenrother, D. Monroe, F.P. Klemens, A. Kornblit, G.R. Weber, W.M. Mansfield, M.R. Baker, F.H. Baumann, K.J. Bolan, J.E. Bower, N.A. Ciampa, R.A. Cirelli, J.I. Colonell, D.J. Eaglesham, J. Frackoviak, H.J. Gossman, M.L. Green, S.J. Hillenius, C.A. King, R.N. Kleiman, W.Y-C. Lai, J.T-C. Lee, R.C. Liu, H.L. Maynard, M.D. Morris, S-H. Oh, C-S. Pai, C.S. Rafferty, J M. Rosamilia, T.W. Sorsch and H-H. Vuong, The Vertical Replacement-Gate (VRG) MOSFET: A 50-nm Vertical MOSFET with Lithography-Independent Gate Length, IEDM, 75-78 (1999)
 17. K.C. Liu, X. Wang, E. Quinones, X. Chen, X.D. Chen, D. Kencke, B. Anantharam, R.D. Chang, S.K. Oswal, C.Y. Tu and S.K. Banerjee, A Novel Sidewall Strained-Si Channel nMOSFET, IEDM, 63-66 (1999)
 18. D.K. Ferry, What is The Role of Quantization in Ultra-Submicron Semiconductor Devices? *1999 Silicon Nanoelectronics Workshop*, 24 (1999)
 19. S.T. Pantelides, What is Materials Physics, Anyway?, *Physics Today*, September, 67-68 (1992)
 20. S.T. Pantelides, First-Principles Mesoscopic Dynamics in Heterogeneous Materials, J. Appl. Phys. **75**, 3264-3272 (1994)
 21. J.E. Lawrence and H.R. Huff, Silicon Material Properties for VLSI Circuitry, *VLSI Electronics: Microstructure Science*, Einspruch N G (ed.), **5**, Academic Press, 51-102 (1982)
 22. H.R. Huff, Silicon Wafers Engineered for ULSI Circuits, *Semicond. Int.*, July, 82-85 (1985)
 23. H.R. Huff, Silicon Wafer Product Design: Challenges and Opportunities, ECS Ext. Abst. **87-2**, 1105-1106 (1987)
 24. H.R. Huff, Silicon Materials For The Mega-IC Era, *ULSI Science and Technology/1993* (G.K. Celler, E. Middlesworth and K. Hoh, eds.), ECS **PV 93-13**, 103-132 (1993)
 25. H.R. Huff, Silicon Materials for The Giga-IC Era, ECS Ext. Abst. **93-1**, 943-944 (1993)

26. H.R. Huff, Twentieth Century Silicon Microelectronics, *ULSI Science and Technology/1997*, (H.Z. Massoud, H. Iwai, C. Claeys and R.B. Fair eds.), 53-117 (1997)
27. R.K. Goodall, Private communication, Dec. 8, 1999
28. M.P. Lepselter, Silicon Technology – The New Steel, *IEDM*, 9-10 (1974)
29. J. Birnbaum and R.S. Williams, Physics and The Information Revolution, *Phys. Today*, Jan., 38-42 (2000)
30. G. Timp, R.E. Howard and P.M. Mankiewich, Nano-Electronics for Advanced Computation and Communication, *Nanotechnology*, Timp, G (ed.), Springer-Verlag, 7-87 (1999)
31. H-S. P.Wong, Novel Device Options for Sub-100 nm CMOS, Sub-100 nm CMOS, M. Bohr (ed.), *IEDM Short Course* (1999)
32. P. Zeitzoff, Front-End Trends, Challenges, and Potential Solutions for The 180 – 100 nm IC Technology Generations, *Semiconductor Fabtech*, **10th edition**, 275-282 (1999)
33. S-H. Lo, D.A. Buchanan and Y. Taur, Modeling and Characterization of Quantization, Polysilicon Depletion, and Direct Tunneling Effects in MOSFETs With Ultrathin Oxides, *IBM J. Res. Develop.* **43**, 327-337 (1999)
34. S-H. Lo, D.A. Buchanan, Y. Taur and W. Wang, Quantum-Mechanical Modeling of Electron Tunneling Current From The Inversion Layer of Ultra-Thin-Oxide nMOSFET's, *IEEE Electron Device Lett.*, **18**, 209-211 (1997)
35. T. Ghani, K. Mistry, P. Packan, S. Thompson, M. Stettler, S. Tyagi and M. Bohr, Scaling Challenges and Device Design Requirements for High Performance Sub-50 nm Gate Length Planar CMOS Transistors, 2000 Symposium on VLSI Technology, 174-175 (2000)
36. M. Fukuma, New Frontiers of Sub-100 nm VLSI Technology – Moving Toward Device and Circuit Co-design, 2000 Symposium on VLSI Technology, 4-7 (2000)
37. A. Muller, T. Sorsch, S. Moccio, F.H. Baumann, K. Evans-Lutterodt and G. Timp, The Electronic Structure at The Atomic Scale of Ultrathin Gate Oxides, *Nature*, **399**, 758-761 (1999)
38. M. Hourai, H. Nishikawa, T. Tanaka, S. Umeno and E. Asayama, Nature and Generation of Grown-in Defects in Czochralski Silicon Crystals, *Semiconductor Silicon/1998* (H.R. Huff, U. Gosele and H. Tsuya, eds.), 453-467 (1998)
39. H.R. Huff, C.A. Richter, M.L. Green, G. Lucovsky and T. Hattori (eds.) 1999, *Ultrathin SiO₂ and High-K Materials for ULSI Gate Dielectrics*, *MRS* **567** (1999)
40. D.A. Buchanan, (editor) Ultrathin Dielectric Films, *IBM J. Res. and Develop.*, **43** (1999)
41. G.A. Brown, A Rare Revolution in CMOS Technology: Replacement of The SiO₂ Gate Insulator, *SEMICON/Japan*, 1-61 – 1-68 (1999)
42. A.I. Kingdon and J-P Maria, Alternative Gate Oxides for Sub-100 nm Silicon Devices: Progress and Paradigm Shifts, *ECS Ext. Abstr.* **00-1**, Abst. No. 417 (2000)
43. D.A. Buchanan, Scaling The Gate Dielectric: Materials, Integration, and Reliability, *Ultrathin Dielectric Films*, (D A Buchanan, ed.), *IBM J. Res. and Develop.*, **43**, 245-264 (1999)
44. D.J. Frank, Y. Taur and H-S P. Wong, Generalized Scale Length for Two-Dimensional Effects in MOSFET's, *IEEE Electron Device Letters*, **19**, 385-387 (1998)
45. H. Yang and G. Lucovsky, Integration of Ultrathin (1.6-2.0 nm) RPECVD Oxynitride Gate Dielectrics into Dual Poly Si-Gate Submicron CMOSFETs, *IEDM*, 245-248 (1999)
46. M. Mehrotra, J.C. Hu, A. Jain, W. Shiao, S. Hattangady, V. Reddy, S. Aur and M. Rodder, A 1.2V, Sub-0.09 μm Gate Length CMOS Technology, *IEDM*, 419-422 (1999)
47. A. Karamcheti, V.H.C. Watt, H.N. Alshareef, T.Y. Luo, G.A. Brown, M.D. Jackson and H.R. Huff, Silicon Oxynitride Films as a

- Segue to the High-K Era, Semiconductor Fabtech, **12th Edition**, 207-214 (2000)
48. H.R. Huff, L.A. Larson and G.A. Brown, Proceedings of The 3rd International Symposium on Advanced Science and Technology of Silicon Materials, November 20-24, 2000 (Keauhou Beach Hotel) (edited by M. Umeno) (to be published)
 49. Y. Yasuda, M. Takamiya and T. Hiramoto, Threshold Voltage Fluctuations Induced by Statistical "Position" and "Number" Impurity Fluctuations in Bulk MOSFETS, *Silicon Nanoelectronics Workshop*, A Satellite Conference of the 2000 Symposium on VLSI Technology, 40-41 (2000)
 50. T. Ghani, S. Ahmed, P. Aminzadeh, J. Bielefeld, P. Charvat, C. Chu, M. Harper, P. Jacob, C. Jan, J. Kavalieros, C. Kenyon, R. Nagisetty, P. Packan, J. Sebastian, M. Taylor, J. Tsai, S. Tyagi, S. Yang and M. Bohr, 100 nm Gate Length High Performance / Low Power CMOS Transistor Structure, IEDM, 415-418 (1999)
 51. F. Shimura and H.R. Huff, VLSI Silicon Material Criteria, *VLSI Handbook*, N.G. Einspruch (ed.), 191-269 (1985)
 52. H.R. Huff, Silicon: Properties and Materials Specifications, *Concise Encyclopedia of Semiconducting Materials & Related Technologies*, (S. Mahajan, and L.C. Kimerling eds.), Pergamon, 478-492 (1992)
 53. W.M. Bullis and H.R. Huff, Silicon for Microelectronics, *The Encyclopedia of Advanced Materials*, **4**, (D. Bloor, R.J. Brook, M.C. Flemings and S. Mahajan, eds.), Pergamon, 2478-2496 (1994)
 54. S.T. Pantelides, Silicon, Crystalline, *Encyclopedia of Applied Physics*, (G.L. Trigg, ed.), **18**, 187-215 (1997)
 55. H.R. Huff, Semiconductors, Elemental — Material Properties, *Encyclopedia of Applied Physics*, (G.L. Trigg, ed.), **17**, 437-475 (1996)
 56. R.K. Goodall, The Impact of the 300 mm Scale-up on IC Fab Process, Metrology and Automation Equipment, *Semiconductor Silicon/ 1998* (H.R. Huff, U. Gosele and H. Tsuya, eds.), 1303-1324 (1998)
 57. R.K. Goodall, Silicon Wafer Specifications and Characterization Capabilities...another Perspective, Flatness, Roughness, and Discrete Defect Characterization for Computer Disks, Wafers, and Flat Panel Displays, (J.C. Stover, ed.), SPIE **2862**, 2-9 (1996)
 58. H.R. Huff and R.K. Goodall, Silicon Materials and Metrology: Critical Concepts for Optimal IC Performance in The Gigabit Era, *Semiconductor Characterization: Present Status and Future Needs*, (W.M. Bullis, D. Seiler, and A.C. Diebold, eds.) American Institute of Physics, 67-96 (1996)
 59. I.M. Ross, The Invention of The Transistor, *Proc. IEEE*, **86**, 7-28 (1998)
 60. H.R. Huff, John Bardeen and Transistor Physics, *First International Symposium on ULSI Process Integration*, (C.L. Claeys, H. Iwai, G. Bronner and R.B. Fair, eds.), PV **99-18**, 19-55 (1999)
 61. H.R. Huff, John Bardeen and Transistor Physics, *2000 International Conference on Characterization and Metrology for ULSI Technology*, June 26-29, 2000, (D.G. Seiler, W.M. Bullis, A.C. Diebold, R.C. McDonald, T.J. Shaffner and P.J. Smith, eds.), (to be published), AIP Press, 2001
 62. R.W. Lucky, Why Can't We Better Predict Which Technologies Will Succeed? *Engineering Tomorrow*, Fouke, J., ed., IEEE Press, 140-142 (2000)
 63. K.V. Ravi, Materials Quality and Materials Cost — Are They on a Collision Course?, *Solid State Phenomena* **69-70**, 103-109 (1999)
 64. J. Stathis and D. DiMaria, Oxide Scaling Limit for Future Logic and Memory Technology, *Proceedings of The 11th Biennial Conference on Insulating Films on Semiconductors*, (M. Schulz and R. Brendel, eds.), *Microelectronic Engineering* **48**, 395-401 (1999)
 65. K. Graff, *Metal Impurities in Silicon-Device Fabrication*, Springer-Verlag (1995)

66. E.D. Grann, A. Huber, J. Grabmeier, R. Holz and R. Wahlich, Silicon Substrate Related Gate Oxide Integrity at Different Oxide Thicknesses, Gate Dielectric Integrity, (D.C. Gupta and G.A. Brown, eds.), ASTM, **STP 1382**, 112-121 (1999)
67. K.V. Ravi, The Wafer Quality-Price Dilemma- What Do We Do About It?, *Silicon Wafer Symposium/SEMICON WEST* (1999)
68. M. Wilson, J. Lagowski, A. Savtchouk, L. Jastrzebski and J. D'Amico, COCOS (Corona Oxide Characterization of Semiconductor) Metrology: Physical Principles and Applications, (D.C. Gupta and G.A. Brown, eds.), ASTM, **STP 1382**, 74-90 (1999)
69. M.M. Heyns, T. Bearda, I. Cornelissen, S. De Gendt, G. Groeseneken, C. Kenens, D.M. Knotter, L.M. Loewenstein, P.W. Mertens, M. Meuris, T. Nigam, M. Schaekers, I. Teerlinck, W. Vandervorst, R. Vos and K. Wolke, Cost-Effective Cleaning and High-Quality Thin Gate Oxides, IBM J. Res. Develop. **43**, 339-350 (1999)
70. R.L. Wise, K.J. Lindberg, L.D. Dyer and H.R. Huff, Silicon Epitaxial Layers: Defects, *The Encyclopedia of Advanced Materials*, **4**, (D. Bloor, R.J. Brook, M.C. Flemings and S. Mahajan, eds.), Pergamon, 2469-2478 (1994)
71. H.R. Huff, R.K. Goodall, E. Williams, K-S Woo, B.Y.H. Liu, T. Warner, D. Hirleman, K. Gildersleeve, W.M. Bullis, B.W. Scheer and J. Stover, Measurement of Silicon Particles by Laser Surface Scanning and Angle-Resolved Light Scattering, J. Electrochem. Soc., **144**, 243-250 (1997)
72. J.C. Stover, *Optical Scattering*, SPIE Optical Engineering Press (1995)
73. P.J. Smith and P.M. Lindley, Analysis of Organic Contamination in Semiconductor Processing, *Characterization and Metrology for ULSI Technology*, (D.G. Seiler, A.C. Diebold, W.M. Bullis, T. J. Shaffner, R. McDonald and E.J. Walters, eds.), American Institute of Physics, 133-139 (1998)
74. M. Endo, H. Yoshida, Y. Maeda, N. Miyamoto and M. Niwano, Infrared Monitoring System For The Detection of Organic Contamination on a 300 mm Si Wafer, *Appl. Phys. Letts*, **75**, 519-521 (1999)
75. F. Sugimoto and S. Okamura, Adsorption Behavior of Organic Contaminants on a Silicon Wafer Surface, *J. Electrochem. Soc.*, **146**, 2725-2729 (1999)
76. M.R. Seacrist, Applications of Gate Oxide Integrity (GOI) Measurements in Silicon Wafer Manufacturing, Gate Dielectric Integrity, (D.C. Gupta and G.A. Brown, eds.), ASTM, **STP 1382**, 102-111 (1999)
77. U. Lambert, A. Huber, J. Grabmeier, G. Obermeier, J. Vanhellemont, R. Wahlich and G. Kissinger, Dependence of Gate Oxide Integrity on Grown-In Defect Density in Czochralski Grown Silicon, *Proceedings of The 11th Biennial Conference on Insulating Films on Semiconductors*, (M. Schulz and R. Brendel, eds.), Microelectronic Engineering **48**, 127-130 (1999)
78. Y. Murakami, T. Yamazaki, W. Itou and T. Shingyouji, High Resolution Gate Oxide Integrity (GOI) Measurement in Near Perfect Silicon, Gate Dielectric Integrity, (D.C. Gupta and G.A. Brown, eds.), ASTM, **STP 1382**, 132-144 (1999)
79. K.S. Lee, W-J Cho, B-Y Lee and H-D Yoo, Gate-Oxide-Integrity Characteristics of Vacancy-rich wafer Compared with Crystal-Originated-Pits-Free Wafer as a Function of Oxide Thickness, Jpn. J. Appl. Phys., **39**, 4053-4058 (2000)
80. R. Falster, V.V. Voronkov, J.C. Holzer, S. Markgraf, S. McQuaid and L. Mule'Stagno, Intrinsic Point Defects and Reactions in The Growth of Large Silicon Crystals, *Semiconductor Silicon/1998*, (H.R. Huff, U. Gosele and H. Tsuya, eds.), 468-489 (1998)
81. M. Muranaka, K. Makabe, M. Miura, H. Kato, S. Ide, H. Iwai, M. Kawamura, Y. Tadaki, M. Ishihara and T. Kaeriyama, The Analysis of the Defective Cells Induced by COP in a 0.3-micron-technology Node DRAM, Jpn. J. Appl. Phys., **37**, 1240-1243 (1998)
82. H. Shimizu, T. Satoh, M. Muranaka, K. Makabe and M. Miura, Effects of Surface

- Defects (COPs) on Isolation Leakage and Gate Oxide Integrity in MOS Large-Scale-Integrated-Circuit Devices and Cost Effective *p/p* Epitaxial Wafers, *Defects in Silicon III*, (T. Abe, W.M. Bullis, S. Kobayashi, W. Lin and P. Wagner, eds.), 315-323 (1999)
83. J.G. Park, G.S. Lee, J.M. Park, S.M. Chon and H.K. Chung, Effect of Crystal Defects Such as COPs, Large Dislocations, and OSF Ring on Device Integrity Degradation, *Defects in Silicon III*, (T. Abe, W.M. Bullis, S. Kobayashi, W. Lin and P. Wagner, eds.), 324-341 (1999)
 84. T. Bearda, M. Houssa, P.W. Mertens, J. Vanhellemont and M. Heyns Observation of Critical Gate Oxide Thickness for Substrate-Defect Related Oxide Failure, *Appl. Phys. Letts*, **75**, 1255-1257 (1999)
 85. M. Suhren, D. Graf, U. Lambert and P. Wagner, Crystal Defects in Highly Boron Doped Silicon, *J. Electrochem. Soc.*, **144**, 4041-4045 (1997)
 86. E.A. Irene, Ultra-thin SiO₂ Film Studies: Index, Thickness, Roughness and The Initial Oxidation Regime, 10th Workshop on Dielectrics in Microelectronics, 5-6 (1999)
 87. T. Sorsch, W. Timp, F.H. Baumann, F.H.A. Bogart, T. Boone, V.M. Donnelly, M.L. Green, K. Evans-Lutterodt, C.Y. Kim, S. Moccio, J. Rosamilla, J. Sapjeta, P. Silverman, B. Weir and G. Timp, Ultra-Thin 1.0-3.0 nm, Gate Oxides For High Performance Sub-100 nm Technology, 1998 *Symposium on VLSI Technology*, 222-223 (1998)
 88. J. Sapjeta, T. Boone, J.M. Rosamilla, P.J. Silverman, T.W. Sorsch, G. Timp and B.E. Weir, Minimization of Interfacial Microroughness for 13-60 Å Ultrathin Gate Oxides, *Science and Technology of Semiconductor Surface Preparation*, (G.S. Higashi, M. Hirose, S. Raghavan and S. Serhaverbeke eds.), *MRS* **477**, 203-208 (1997)
 89. M.L. Green, T.W. Sorsch, G.L. Timp, D.A. Muller, B.E. Weir, P. J. Silverman, S.V. Moccio and Y.O. Kim, Understanding The Limits of Ultrathin SiO₂ and Si-O-N Gate Dielectrics For Sub-50 nm CMOS, *Proceedings of The 11th Biennial Conference on Insulating Films on Semiconductors*, (1999), (M. Schulz and R. Brendel, eds.), *Microelectronic Engineering* **48**, 25-30 (1999)
 90. M. Laughery, Private communication, Dec. 7, 1999
 91. W.M. Bullis, Microroughness of Silicon Wafers, *Semiconductor Silicon/1994*, (H.R. Huff, W. Bergholz and K. Sumino, eds.), 1156-1169 (1994)
 92. SEMI International Standards 1994 – Materials, M1-94 1994 SEMI Flatness Decision Tree Explains The Naming Convention for Flatness Measurements, *SEMI*, Mountain View, CA 94043
 93. R.K. Goodall and H.R. Huff, Wafer Flatness Modeling for Scanning Steppers, *Metrology, Inspection and Process Control for Microlithography X*, (S.K. Jones, ed.), *SPIE* **2725**, 76-84 (1996)
 94. S. Inoue, M. Asano, K. Hosaka, T. Sutani, T. Azuma, D. Kawamura, M. Kobayashi, S. Miyoshi, H. Kanemitsu, S. Tanaka, T. Kotani, Y. Tabata, K. Tsuchida, Y. Kohyama and E. Kawamura, Level-Specific Strategy of KrF Microlithography For 130 nm DRAMs, *IEDM*, 809-812 (1999)
 95. J. S. Peterson, M. McCallum, N. Kachwala, R.J. Socha, J.F. Chen, T. Laidig, B.W. Smith, R. Gordon and C.A. Mack, Assessment of a Hypothetical Roadmap That Extends Optical Lithography Through The 70 nm Technology Node, *SPIE* **3546**, 288-303 (1998)
 96. SEMI M11-0697 1997: Specification for Silicon Epitaxial Wafers for Integrated Circuit (IC) Applications, *SEMI*, Mountain View, CA 94043.
 97. K.V. Ravi, Wafer Flatness Requirements For Future Technologies, *Future Fab International*, **7**, 207-212 (1999)
 98. A.A. Istratov, H. Hieslmair and E.R. Weber, Advanced Gettering Techniques in ULSI Technology, *MRS Bulletin*, June, 33-38 (2000)

99. H. Shimizu, T. Satoh, M. Muranaka, K. Makabe and M. Miura, Low-Cost p⁺/p⁻ Epitaxial Silicon Wafers for Densely Packed Metal-Oxide-Semiconductor Devices, *J. Electrochem. Soc.*, **147**, 1930-1935 (2000)
100. M. Yonemura, K. Sueoka and K. Kamei, Effect of Heavy Boron Doping on the Lattice Strain Around Platelet Oxide Precipitates in Czochralski Silicon Wafers, *J. Appl. Phys.*, **88**, 503-507 (2000)
101. S. Sadamitsu, S. Ogushi, Y. Koike, N. Reilly, T. Nagashima, M. Sano and H. Tsuya, Gettering in Advanced Low Temperature Processes, *Solid State Phenomena*, **57-58**, 53-62 (1997)
102. W.T. Stacy, M.C. Arst, K.N. Ritz, J.C. de Groot and M.H. Norcott, The Microstructure of Polysilicon Backsurface Gettering, *Defects in Silicon*, (W.M. Bullis and L.C. Kimerling, eds.), 423-432 (1983)
103. R. Falster, D. Gambaro, M. Olmo, Cornara and H. Korb, The Engineering of Silicon Wafer Material Properties Through Vacancy Concentration Profile Control and The Achievement of Ideal Oxygen Precipitation Behavior, *Defect and Impurity Engineered Semiconductors II*, (S. Ashok, J. Chevallier, K. Sumino, B.L. Sopori and W. Gotz, eds.), *MRS* **510**, 27-35 (1998)
104. W. Lin, J.L. Benton, R. Pinacho, D.A. Ramappa and W. Henley, Dominant Iron Gettering Mechanism in p/p⁺ Silicon Wafers, *Appl. Phys. Letters*, **77**, 241-243 (2000)
105. A.L. Smith, S.H. Ahn and L.C. Kimerling, A Gettering Simulator: Polished Wafers and p/p⁺ Epilayers, *Semiconductor Silicon/1998*, (H.R. Huff, U. Gosele and H. Tsuya, eds.), 1138-1149 (1998)
106. A.L. Smith, K. Wada and L.C. Kimerling, Modeling of Transition Metal Redistribution to Enable Wafer Design for Gettering, *J. Electrochem. Soc.*, **147**, 1154-1160 (2000)
107. W. von Ammon, Crystal Growth of Large Diameter CZ Si Crystals, *Proceedings of the 2nd International Symposium on Advanced Science and Technology of Silicon Materials*, (M. Umeno, ed.), 233-241 (1996)
108. M. Kikuchi and K. Koyama, A Cost Model Analysis and Expectations for Large Diameter Wafers, *SEMICON/Japan Technology Symposium*, 1-15 – 1-20 (1996)
109. R.K. Goodall and H.R. Huff, The Next Productivity Metaphor, *International Journal of Advanced Manufacturing Systems (IJAMS)* (to be published)
110. G.D. Hutcheson, Presentation at International SEMATECH, April 24, 2000
111. D. Rose, Future of 200 mm Wafers, *SEMI-JEIDA Joint Technical Symposium: What's Ahead for 200 mm Wafers?*, *SEMICON/WEST*, July 22, 1993, 11-28 (1993)
112. K. Mistry, T. Ghani, M. Armstrong, S. Tyagi, P. Packan, S. Thompson, S. Yu and M. Bohr, Scalability Revisited: 100 nm PD-SOI Transistors and Implications for 50 nm Devices, *2000 Symposium on VLSI Technology*, 204-205 (2000)
113. Huff and F. Shimura, Silicon Material Criteria for VLSI Electronics, *Solid State Technology*, March, 103-118 (1985).
114. H.R. Huff, R.K. Goodall, W.M. Bullis, J.A. Moreland, F.G. Kirscht, S.R. Wilson and The NTRS Starting Materials Team, Model-Based Silicon Wafer Criteria For Optimal Integrated Circuit Performance, 1998, *Characterization and Metrology for ULSI Technology*, (D.G. Seiler, A.C. Diebold., W.M. Bullis, T.J. Shaffner, R. McDonald and E.J. Walters, eds.), American Institute of Physics, 97-112 (1998)